
2011 Microchip Technology Inc.
DS39931D-page 125
PIC18F46J50 FAMILY
REGISTER 9-9:
PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3 (ACCESS FA3h)
R/W-0
SSP2IE
BCL2IE
RC2IE
TX2IE
TMR4IE
CTMUIE
TMR3GIE
RTCCIE
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
SSP2IE:
Master Synchronous Serial Port 2 Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 6
BCL2IE:
Bus Collision Interrupt Enable bit (MSSP2 module)
1
= Enabled
0
= Disabled
bit 5
RC2IE:
EUSART2 Receive Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 4
TX2IE:
EUSART2 Transmit Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 3
TMR4IE:
TMR4 to PR4 Match Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 2
CTMUIE:
Charge Time Measurement Unit (CTMU) Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 1
TMR3GIE
: Timer3 Gate Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 0
RTCCIE
: RTCC Interrupt Enable bit
1
= Enabled
0
= Disabled